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Abstract
In embedded systems, SPM (scratchpad memory) is an attractive
alternative to cache memory due to its lower energy consumption
and higher predictability of program execution. This paper stud-
ies the problem of placing variables of a program into an SPM
such that its WCET (worst-case execution time) is minimized. We
propose an efﬁcient dynamic approach that comprises two novel
heuristics. The ﬁrst heuristic iteratively selects a most beneﬁcial
variable as an SPM resident candidate based on its impact on the
k longest paths of the program. The second heuristic incrementally
allocates each SPM resident candidate to the SPM based on graph
coloring and acyclic graph orientation. We have evaluated our ap-
proach by comparing with an ILP-based approach and a longest-
path-based greedy approach using the eight benchmarks selected
from Powerstone and M¨ alardalen WCET Benchmark suites under
three different SPM conﬁgurations. Our approach achieves up to
21% and 43% improvements in WCET reduction over the ILP-
based approach and the greedy approach, respectively.
Categories and Subject Descriptors C.3 [Real-time and embed-
ded systems]; B.3.3 [Memory Structures]: Worst-case analysis;
D.3.4 [Programming Languages]: Compilers—Optimization
General Terms Algorithms, Performance
Keywords Worst-Case Execution Time, Scratchpad Memory Al-
location, Graph Coloring, Acyclic Graph Orientation
1. Introduction
Largeoff-chipmemorylatencyisamajorobstacleforachievingthe
high performance of modern processors. The classical solution is to
use cache memory to store code and data to reduce memory access
latency. However, cache memory introduces three major problems.
Firstly,cachememoryconsumesasigniﬁcantamountofenergydue
to its tag store and associated circuitry. Secondly, cache memory
makes it difﬁcult to compute the WCET of a program. Thirdly, data
cache makes it hard to handle data hazards occurring on modern
RISC processors with deep pipelines. In contrast, SPM does not
have a tag store and associated circuitry as in cache memory. Thus,
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it consumes less energy than cache memory and makes it much
easier to compute the WCET of a program. In addition, since SPM
is managed by the compiler, the compiler knows if each variable
access is in the SPM or the off-chip memory. Therefore, it is much
easier to compute the WCET of a program and handle data hazards.
As a result, SPM is an attractive alternative to cache memory in
embedded systems. SPM has been used in many processors and
DSPs. Examples are NVIDIA’s PhysX PPU (physics processing
unit) and the Cell jointly developed by Sony, IBM, and Toshiba.
An optimizing compiler plays a major role in making efﬁcient
use of SPM. The compiler selects variables and code as SPM resi-
dents and inserts instructions to transfer selected data and code be-
tween off-chip memory and SPM. There are two major challenges
in SPM management. The ﬁrst one is to ﬁnd an optimal subset of
data and code as SPM residents. The second one is to allocate as
many SPM resident candidates to the SPM as possible. Extensive
research has been conducted to ﬁnd solutions to these two major
challenges. Many SPM management approaches have been pro-
posed. All the existing approaches can be classiﬁed into two cat-
egories: static allocation [1, 6, 10, 11, 22] and dynamic allocation
[2, 3, 12–15, 20, 24, 27]. In the case of static allocation approaches,
once an SPM resident is loaded into the SPM, its space in the SPM
cannot be allocated to other SPM residents during the execution of
the program. As a result, static allocation approaches can lead to
low SPM utilization for some programs. Dynamic approaches rea-
son about the live ranges of the SPM residents. Two SPM residents
can share a section of the SPM if their live ranges do not overlap.
Therefore, better SPM utilization can be achieved.
Most of the existing approaches for SPM management aim at
minimizing either the average execution time or the average energy
consumption of a program. Thus, they are not suitable for real-time
embedded systems. In a real-time embedded system, the WCETs
of the tasks running on the system can have a major impact on the
schedulability of the entire task set. As a result, it is desirable to
minimize the WCET of each task.
Suhendra et al. [22] study the problem of selecting variables as
SPM residents such that the WCET of a task is minimized. They
have investigated three approaches, a longest-path-based greedy
approach, a branch and bound approach and an ILP-based ap-
proach. These approaches are all static without reasoning about
the live ranges of the variables considered, leading to low SPM
utilization for some programs. In addition, both the branch and
bound approach and the ILP-based approach have an exponential-
time complexity. Therefore, they can be slow for large programs
as discussed by the authors of that work. Finally, the longest-path-
based approach selects a variable with the most occurrences on the
longest path. On modern RISC processors, the compiler may hide
memory latency by scheduling other instructions to execute duringa memory access. As a result, allocating a variable with the most
occurrences into the SPM does not necessarily reduce the length of
the longest path in the program.
Deverge and Puaut [2] present a dynamic approach to data
selection and SPM allocation that aims at minimizing the WCET
of a task. Their approach iteratively solves an ILP (Integer Linear
Programming) problem to ﬁnd a set of variables with the largest
impact on WCET reduction and allocates these variables to the
SPM by using a heuristic. Since the ILP problem itself is NP-
complete, this ILP-based approach can be slow for large programs
as discussed by the authors of this work.
Puaut and Pais [20] propose a static approach for selecting basic
blocks of a task as SPM residents. Their approach iteratively selects
a basic block with the most occurrences on the longest path of the
task as an SPM resident. Falk and Kleinsorge [4] introduce an ILP-
based, static approach to the problem of allocating basic blocks of a
program to SPM such that the WCET of the program is minimized.
Recently, Wu et al. [28] propose an optimal static code selection
algorithm to minimize the WCET of a program.
In the context of caches, the problem of locking code of a pro-
gram into the instruction cache such that the WCET of a program is
minimized has been studied. Falk at el. [5] present a WCET-aware
greedy approach to selecting a set of functions to be locked into the
instruction cache. Their approach iteratively computes the gain on
the WCET reduction of each function and selects the function with
the highest gain to be locked into the instruction cache. Liu et al.
[17] extend the work in [5] by using an ILP formulation to select a
function with the highest gain to be locked. Plazar et al. [19] further
extend the work in [17]. They propose a new ILP-based approach
that is able to model the intra-function worst-case execution path.
Vera et al. [25] propose an approach to locking data in the data
cache such that the worst-case memory performance (WCMP) of
a program can be estimated in a safe, tight and fast way. In or-
der to obtain predictable cache behavior, their approach locks the
cache for those parts of the code where the static analysis fails
and loads the cache with data likely to be accessed. Vera et al.
[26] propose a WCET-aware framework for locking data cache for
multitasking systems. Their framework combines cache partition-
ing and dynamic cache locking to provide worst-case performance
estimates in a safe and tight way for multitasking systems. Their
framework partitions the data cache among all the tasks to elimi-
nate intertask cache interferences and uses static cache analysis and
cache-locking mechanisms to ensure that all intratask conﬂicts, and
consequently, memory access times, are exactly predictable.
In this paper, we study the problem of placing data variables
(global and stack variables) of a program into an SPM to minimize
the WCET of the program. We propose an efﬁcient polynomial-
time approach to solving this problem by employing two novel
heuristics, one for variable selection and one for SPM allocation.
Speciﬁcally, this paper makes the following contributions:
1. We introduce a new heuristic for selecting variables as SPM
resident candidates. Our heuristic iteratively selects a variable
as an SPM resident candidate that has the most impact on the k
longest paths of the program, where k is a positive integer.
2. We introduce a new heuristic for allocating selected variables to
the SPM by using graph coloring and acyclic graph orientation.
3. We have evaluated our approach by comparing with an ILP-
based approach [2] and a longest-path-based greedy approach
[22]. For the eight benchmarks selected from the Powerstone
suite [21] and the M¨ alardalen WCET Benchmark suite [8] un-
der three different SPM conﬁgurations, our approach achieves
up to 21% and 43% improvements in WCET reduction over the
ILP-based approach and the greedy approach, respectively.
The rest of this paper is organized as follows. Section 2 presents
our processor model and program representation. Section 3 exam-
ines a link between SPM allocation and graph coloring coupled
with acyclic graph orientation. Section 4 describes our heuristics
for variable selection and SPM allocation. Section 5 presents our
experimental results and analysis. Section 6 concludes the paper.
2. Processor Model and Program Representation
We assume that the target processor uses SPM to replace data
cache. The SPM occupies a contiguous memory space, starting at
address 0 with m bytes in total. Given a program to be executed on
the processor, our objective is to select a subset of variables of the
program and allocate them to the SPM such that the WCET of the
program is minimized. Each access (read/write) to the SPM takes
one processor cycle, and each access to the off-chip memory takes
c cycles. For illustration purposes, we consider C programs only.
However, our approach is applicable to any imperative languages.
We make use of the CFG (control ﬂow graph) of a program in
computing its WCET. Given a program P, its CFG is a weighted
directed graph C = (V;E;W), where V = fv1;v2; ;vng is
the set of the basic blocks in P, E = f(vi;vj) j vj is directly
control dependent on vig is the set of control ﬂow edges, and W =
fw(vi;vj) j w(vi;vj) is an edge weight on (vi;vj) denoting the
execution time of vj in the case where vj is executed immediately
after vig labels each edge with an execution time. Throughout this
paper, we assume that all execution times are in processor cycles.
Modern RISC processors are pipelined. On a RISC processor,
the execution time of a basic block may vary due to data hazards
and branch penalty [9]. Therefore, we use an edge weight instead
of a node weight to denote the execution time of each basic block.
Let us consider an example. For the C function, foo(), given in
Listing 1, its CFG is shown in Figure 1a.
int foo(){
int a, b, c=0;
for(a=0; a<30; a++){ /*Loop1*/
if(a>15){
for(b=1; b<50; b++) /*Loop2*/
if(b>5)
c=c+a*b+10;
else
c=c+2*a*b;
}else{
for(b=10; b<=20; b++) /*Loop3*/
c=c+a*a*b+2;
}
}
return c;
}
Listing 1: An example function foo().
In order to facilitate computing the lengths of k-longest paths
needed by our variable selection heuristic, we break down the CFG
of a program into a set of weighted DAGs (directed acyclic graphs).
Each function or loop has its own weighted DAG. Given a loop or
function x of a program, x is recursively represented as a weighted
DAG D(x) = (V;E;W), where V = fvi j vi is a basic block, or
a loop immediately nested in x, or a function directly called in xg,
E is a set of control ﬂow edges, and W is a set of edge weights.
There are three types of nodes, basic block nodes, loop nodes and
function nodes. A basic block node represents a basic block in x. A
loopnodedenotesaloopthatisimmediatelynestedinx.Afunction
node denotes a function directly called in x. Here, a loop refers to
all the code of this loop, including other loops nested in it and allv0
v2
v1
v3
v4 v5
v6
v7
v8
v9
v10
v11
5
7
7 24
8
15
23
1 1
1
2
1
1
7 1
9
2
(a) The weighted CFG of foo()
v0
DAG for
Loop1 v11
1 5
(b) DAG for foo()
v2
v1
DAG for
Loop3
DAG for
Loop2
v10
v7
9
7
8
1
1
2
1
(c) DAG for Loop1
v3
v4 v5
v6
15 23
1 1
(d) DAG for Loop2
v8
v9
24
(e) DAG for Loop3
Figure 1: The weighted CFG and DAGs of foo().
the functions called in it. When constructing a weighted DAG for a
loop, we ignore all the back edges in the CFG of the loop. Without
loss of generality, we assume that each weighted DAG has only one
source node and only one sink node. The weighted DAGs for the
function foo() given in Figure 1 are shown in Figures 1b – 1e.
Given a program P, its call graph, denoted CallGraph(P),
is deﬁned in the standard manner. Its nodes represent the set of
its functions and its directed edges represent calling relationships
between functions such that each edge (f;g) indicates that f calls
g directly. We assume that the program has no recursive calls. As a
result, the call graph is a DAG.
Given a program P, its interference graph is an undirected
graph G = (V;E), where V is the set of all the variables (or live
ranges) and E = f(vi;vj) j the live ranges of vi and vj overlapg.
In a C program, if two variables have disjoint live ranges, they can
be allocated to two overlapping areas in the SPM. For example, if
any two local variables belong to two different functions that are
not on the same path of the call graph, they can share a section of
the SPM. As discussed later, our approach will start by perform-
ing live-range splitting [13] to ensure that our overall solution is
dynamic.
Given an interference graph G = (V;E), a legal vertex coloring
! of G is a function ! : V ! C such that for each (vi;vj) 2 E,
!(vi) 6= !(vj) holds, where C is a set of colors.
3. SPM Allocation and Acyclic Graph Orientation
There are two main problems in WCET-aware SPM management
for a program, variable selection and SPM allocation. The former
is to select a set of variables as SPM resident candidates such that
the WCET of the program is minimized. The latter is to ﬁnd an
optimal allocation scheme for allocating all the variables selected
to the SPM.
In order to maximize SPM utilization, we need to place as
many variables as possible into the SPM. The presence of inter-
ference constraints between variables complicates the SPM alloca-
tion problem. Graph coloring has been used as a central paradigm
for register allocation in modern compilers. Recently, graph color-
ing has also been adopted in SPM allocation [13–15, 29]. Building
on prior work, our WCET-aware approach exploits a link between
SPM allocation and graph coloring coupled with acyclic graph ori-
entation to reduce the WCET of a program.
Given an undirected graph, we obtain an acyclic orientation
(graph) of the graph if we assign a direction to each of its edges
such that the resulting directed graph has no cycles, The following
theorem describes the relationship between an acyclic oriented
interference graph and the SPM allocation problem.
Theorem 1. Consider a program with a set V of variables, an
acyclic oriented graph O of the interference graph G of the pro-
gram, and an SPM of size m. If the longest path length of O is not
greater than m, then all the variables can be allocated to the SPM.
Proof. We construct an SPM allocation scheme as follows:
1. For each source node vi, start addr(vi) of vi is 0.
2. For each non-source node vi, its start addr(vi) is recursively
deﬁned as maxfstart addr(vj) + size(vj) j vj is an imme-
diate predecessor of vi in Og.
Clearly, the size of the SPM used by the above allocation scheme is
equal to the longest path length of O. Moreover, all the interference
constraints are satisﬁed in the above allocation scheme.
The SPM allocation problem, in essence, is to ﬁnd an acyclic
orientation of the interference graph such that its longest path
length is minimized. In the special case where the sizes of all
the variables are equal, the problem of ﬁnding an acyclic oriented
graph with the minimum longest path length is equivalent to the
problem of ﬁnding the minimum number of colors required to
color the interference graph. Since the graph coloring problem is
NP-complete for general graphs, the SPM allocation problem is
also NP-complete. Therefore, we use a graph coloring heuristic to
construct an acyclic oriented graph for SPM allocation.
Deﬁnition 1. Given a legal vertex coloring ! of an interference
graph G = (V;E), the !-oriented graph of G is a directed graph
G
0(G;!) = (V
0;E
0), where V
0 = V and E
0 = f(vi;vj) j
(vi;vj) 2 E and !(vi) < !(vj)g.
In this deﬁnition, the !-oriented graph G
0 of G is clearly an
acyclic orientation of G. For an acyclic oriented graph, we have
deﬁned an SPM allocation scheme in the proof of Theorem 1. For
the !-oriented graph G
0, this is made more explicit in Algorithm 1.Algorithm 1: SPM-Coloring(V;G
0)
Input: a set V of n variables and an !-oriented graph G
0
Output: An SPM allocation scheme if true is returned
1 Find the longest path Pmax of in G
0;
2 if Pmax’s length > m then
3 return false;
4 else
5 foreach variable vi(i = 1;2; ;n) in topological order
of all the nodes in G
0 do
6 if vi is a source node then
7 start addr(vi) = 0;
8 else
9 start addr(vi) =
maxfstart addr(vj) + size(vj) j vj is an
immediate predecessor of vi in G
0 g;
10 return true;
4. Our WCET-Aware Approach
Our WCET-aware approach iteratively selects a most beneﬁcial
variable of a program as an SPM resident candidate and allocates
it to the SPM. For variable selection, the most beneﬁcial variable
is the one with the most impact on the k longest paths in the
program. In order to compute the impact of each variable on the
k longest paths, our approach needs to construct a set of weighted
DAGs as deﬁned in Section 2 and compute the lengths of the k
longest paths in the program. For SPM allocation, our approach
uses an incremental graph coloring heuristic coupled with acyclic
graph orientation. Finally, we will call SPM-Coloring given in
Algorithm 1 to produce an allocation scheme for the program.
Section 4.1 gives an algorithm for constructing the weighted
DAGs for a program. Section 4.2 gives an algorithm for computing
the lengths of the k longest paths in a program. Section 4.3 is
concerned with variable selection and SPM allocation. Section 4.4
shows that our approach has a polynomial-time complexity.
4.1 Constructing Weighted DAGs
A tree representation for a loop nest is introduced below.
while(a+b>c) /* L1 */
{
if(x>y)
for(i=0; i<=100; i++) /* L2 */
{...;}
else
for(i=0; i<=200; i++) /* L3 */
{...;}
for(i=0; i<=100; i++) /* L4 */
{
if(a>b)
for(i=0; i<=100; i++) /* L5 */
{...;}
else
for(i=0; i<=200; i++) /* L6 */
{...;}
}
}
Listing 2: A loop nest.
Deﬁnition 2. Given a loop nest LN, its loop nest tree is deﬁned
as T (LN) = (V;E), where V = fLi j Li is a loop in LNg and
E = f(Li;Lj) j Li;Lj 2 V and Lj is immediately nested within
Li g.
Consider a loop nest shown in Listing 2, with six loops num-
bered L1 – L6. Its loop nest tree is shown in Figure 2.
L1
L2
L3
L4
L5 L6
Figure 2: A loop nest tree.
According to Algorithm 2, we construct the weighted DAGs for
a program by starting with a sink function and working towards
the source functions in its call graph. For each loop nest contained
in a function, we process its loops inside out, starting from the
innermost ones and working towards the outermost loop. Applying
this algorithm to Listing 1 yields Figure 1.
Algorithm 2: Weighted-DAGs-Constructor(C)
Input: The weighted CFG C of a program P
Output: A weighted DAG D(main) for P that is deﬁned in
terms of the weighted DAGs for its functions/loops
1 Construct the call graph, CallGraph(P), of P;
2 foreach fi(i = 1;2; ;m) in reverse topological order of
all the function nodes in CallGraph(P) do
3 foreach loop nest LNj of fi do
4 Construct the loop nest tree T (LNj);
5 foreach node Ls of T (LNj) in reverse topological
order of all the loop nodes in T (LNj) do
6 Construct D(Ls), i.e., the weighted DAG of Ls
from C with the back edge of Ls removed;
7 Shrink the subgraph of Ls in C into one loop
node;
8 Construct D(fi), i.e., the weighted DAG of fi;
9 Shrink the subgraph of fi in C into one function node;
10 return D(main);
It is assumed that the main function of a program is named
main. Therefore, D(main) represents the weighted DAG of the
main function, i.e., the program itself, which is recursively deﬁned
in terms of the other weighted DAGs in the program.
4.2 Computing the Lengths of k Longest Paths
Computing the lengths of the k longest paths in a program is a key
part of our heuristic for selecting a most beneﬁcial variable as an
SPM resident candidate. This is done according to Algorithm 3.
For each node vi of a weighted DAG D(x), we introduce a vector
vi[1 : k] of length k to store the lengths of the k longest paths
from the source node of D(main), i.e., the weighted DAG of the
program to vi in D(x) in non-increasing order. In the case when vi
is a loop node, N(vi) denotes its worst-case number of iterations.
We approximate the lengths of its k longest paths by multiplying
the lengths of the k longest paths of its one iteration with N(vi).Algorithm 3: Find-k-Longest-Paths-Lengths(D(x))
Input: D(x): The weighted DAG D(x) of a function/loop x
Output: The length vector containing the k longest paths of x
1 foreach node vi(i = 1;2; ;m) in topological order of all
the nodes in D(x) do
2 if vi is a basic block then
3 if vi is the source node of D(x) then
4 A = fvs j vs is an immediate predecessor of vi
in the weighted DAG containing x as a nodeg;
5 else
6 A = fvs j vs is an immediate predecessor of vi
in D(x)g;
7 foreach vs(s = 1; ;p) 2 A do
8 for r = 1 to k do
9 tmp[s][r] = vs[r] + w(vs;vi);
10 Let x1;x2; ;xk be the k largest, in
non-increasing order, among all the p  k numbers
stored in the 2D matrix tmp;
11 vi[1 : k] = (x1;x2; ;xk);
12 else
13 if vi is a function node then
14 vi[1 : k] =
Find-k-Longest-Paths-Lengths(D(vi));
15 else
// vi is a loop node
16 vi[1 : k] = N(vi)Find-k-Longest-Paths-
Lengths(D(vi));
17 Let vt be the sink node of D(x);
18 return vt[1 : k];
A program can contain some infeasible paths, i.e., the paths that
areneverexecuted.Thispaperisnotconcernedwithpathfeasibility
analysis, which is a difﬁcult problem in itself. Several approaches
[7, 23] have been proposed to ﬁnd infeasible paths of a program.
We can use existing approaches to remove infeasible paths.
In order to compute the lengths of the k longest paths of a pro-
gram, we invoke Find-k-Longest-Paths-Lengths(D(main)) given
in Algorithm 3. When computing the lengths of the k longest paths,
this algorithm traverses each node of a weighted DAG in topolog-
ical order. That is, the lengths of the k longest paths to a node is
computed only after the lengths of the k-longest paths to all its
immediate predecessors have been computed. For a loop or func-
tion node, a recursive call is made to compute the lengths of the
k-longest paths to each node in its weighted DAG.
4.3 Variable Selection and Allocation
Given a program and an SPM, let S be a set of variables such that
if all the variables in S are allocated to the SPM, the WCET of
the program under the SPM size constraint is minimized. We can
partition S into a set of disjoint subsets S1, S2, , Sr such that
for each Si, the longest path of the program will no longer be the
longest after allocating the variables in Si to the SPM.
Therefore, an optimal set of SPM residents can be found by re-
peatedly selecting variables from the longest path of the program.
However, there can be many variables on the longest path. Which
variables should be selected? The heuristic introduced in [23] se-
lects the variable with the most occurrences on the longest path.
However, the best variable may not be selected for two main rea-
sons. Firstly, an optimizing compiler can hide memory latency by
scheduling other instructions to execute during a memory access.
Secondly, when selecting a variable as an SPM resident candidate,
we need to check not only its impact on the longest path but also its
impact on other paths whose lengths are close to that of the longest
path. Our variable selection heuristic is inspired by a desire to im-
prove this existing heuristic by considering not only the longest
path but also those potential ones in subsequent iterations.
Our approach consists of two procedures: selecting a variable
with the largest beneﬁt and allocating a variable to the SPM. For
each variable vi, we deﬁne its beneﬁt vector benefit(vi) as:
benefit(vi) =
l   l(vi)
size(vi)
(1)
where l is a vector of the lengths, in non-increasing order, of the
k longest paths of the program without allocating vi to the SPM,
l(vi) is a vector of the lengths, in non-increasing order, of the k
longest paths of the program after allocating vi to the SPM, and
size(vi) is the size of vi. Intuitively, the beneﬁt vector of a variable
vi is the normalized contribution of vi on the k longest paths of the
program. Given two beneﬁt vectors benefit(x) and benefit(y),
their associated beneﬁts are compared lexicographically. The larger
one is preferred as it leads to a larger WCET reduction.
Our approach for selecting and allocating variables, given in
Algorithm 4, iteratively selects a variable with the maximum non-
negative beneﬁt vector among all the variables on the current
longest path and checks to see if it can be allocated to the SPM. If
a variable can be allocated to the SPM, it is included in the set S of
SPM residents and will not be considered again. If a variable has
been selected as an SPM resident candidate but cannot be allocated
totheSPM,itwillbeignorednowandalsoinsubsequentiterations.
This process is repeated until all the variables have been tested. Fi-
nally, SPM-Coloring given in Algorithm 1 is called to produce an
SPM allocation scheme for all the SPM residents found.
Once a variable vi is selected as a potential SPM resident, SPM-
Allocator given in Algorithm 5 is called to check to see if it can be
allocated to SPM. First of all, our SPM allocator tries to assign the
‘best’ color to vi such that all interference constraints are satisﬁed.
If such a color does not exist, our SPM allocator will assign a new
color to vi. After vi has been assigned a color, our allocator adds vi
and all the interference edges between vi and other SPM residents
to the !-oriented graph G
0 and computes the longest path Pmax
of the !-oriented graph. If the length of Pmax is greater than the
SPM size m, vi cannot be allocated to the SPM. In this case, all
the changes to the !-oriented graph G
0 are undone. Otherwise, vi
is selected as an SPM resident and the edge weights in the weighted
DAGs of the program are updated.
Consider the interference graph shown in Figure 3, where the
ﬁrst element and the second element of each tuple are the beneﬁt
vector and the size of the variable, respectively. For simplicity, we
assume that k is equal to 1, i.e., each beneﬁt vector has only one
element. Assume that the size of the SPM is 16 bytes. Our variable
selector will pick variables d, x, e, y, a, z, b, f, and ﬁnally, c in
sequence, and assign a color to each variable. The coloring result
is shown in Figure 4, where the colors of d, x, e and y are 0, the
colors of a, z, b and f are 1, and the color of c is 2. When assigning
a color to a variable, our SPM allocator constructs the !-oriented
graph incrementally. The ﬁnal !-oriented graph is shown in Figure
5. The SPM allocation scheme constructed by our approach using
Algorithm 1, based on the ﬁnal !-oriented graph, is shown in
Figure 6. As we can see, our !-SPM allocator ﬁnds an optimal
allocation scheme for this interference graph using only 14 bytes
of SPM space.Algorithm 4: Variable-Selection-Allocation(P;m)
Input: A whole program P and an SPM of size m
Output: A set of variables allocated to the SPM
1 Construct the weighted CFG C of P;
2 D(main) = Weighted-DAGs-Constructor(C);
3 Construct the interference graph G of P;
4 V = all the variables in P;
5 S = set of variables already colored, initially ;;
6 Create an empty !-oriented graph G
0(G;!) (Deﬁnition 1),
where ! is a legal vertex coloring built in Algorithm 5;
7 max color = 0;
8 while V 6= ; do
9 R = V \ fv j v is a variable on the longest pathg;
10 if R = ; then
// The longest path cannot be reduced
11 break ;
12 l = Find-k-Longest-Paths-Lengths(D(main));
13 foreach vi 2 R do
14 Assume that vi can be allocated to the SPM;
15 Recalculate the edge weights in the weighted DAGs;
16 l(vi) = Find-k-Longest-Paths-Lengths(D(main));
17 benefit(vi) = (l   l(vi))=size(vi);
18 Undo the changes to the weighted DAGs;
19 alloc = false ;
20 while alloc = false ^ R 6= ; do
21 Select a variable vj 2 R with the maximum
non-negative beneﬁt vector, i.e., benefit(vj) > 0;
22 V = V   fvjg;
23 R = R   fvjg;
24 if SPM-Allocator(vj) = true then
// vj has been allocated to the SPM
25 S = S [ fvjg;
26 alloc = true;
// Allocate an address to each SPM resident
27 SPM-Coloring(S;G
0);
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Figure 3: An interference graph.
4.4 Time Complexity Analysis
Inthissection,weanalyzethetimecomplexityofourWCET-aware
approach. Modern compilers hide memory latency by scheduling
some ready instructions to execute during a memory access. If a
variable is allocated to the SPM, its latency will change to one pro-
cessor cycle. For VLIW (very long instruction word) processors,
the compiler needs to compute a schedule for each basic block and
Algorithm 5: SPM-Allocator(vi)
Input: A variable vi to be allocated to the SPM
Output: A color assigned to vi if vi is allocated to SPM and
a boolean value indicating success or failure
// All variables used but not explicitly
defined here are defined in Algorithm 4
1 if S = ; then
// First variable to go into the SPM
2 if size(vi)  m then
// Assign color 0 to vi
3 !(vi) = 0;
4 else
5 return false;
6 else
7 C = f0;1; ;max colorg;
// C is the set of the colors used
8 B = C   fr j r is a color assigned to an adjacent
variable vj(vj 2 S) of vi in the interference graph Gg;
9 if B = ; then
// Select a new color that is different
from any color in C
10 max color = max color + 1;
11 !(vi) = max color;
12 else
13 Find a variable vj 2 S with the maximum size
among all the variables with a color in B;
14 !(vi) = !(vj);
15 Add a new node vi to G
0;
16 foreach edge (vj;vi)(vj 2 S) in the interference graph G do
17 if !(vi) < !(vj) then
18 Add the directed edge (vi;vj) to G
0;
19 else
20 Add the directed edge (vj;vi) to G
0;
21 Find the longest path Pmax of G
0;
22 if Pmax’s length > m then
// vi cannot be allocated to the SPM
23 Delete vi and all edges incident on vi from G
0;
24 return false ;
25 else
26 Recalculate the edge weights in the weighted DAGs;
27 return true;
each innermost loop. If a variable is allocated to the SPM, the com-
piler needs to recompute a schedule for each of the basic blocks
containing this variable and all the other basic affected by this vari-
able. The problem of scheduling a basic block on a RISC processor
such that its execution time is minimized is NP-complete [18]. The
compilertypicallyusesaheuristictocomputeascheduleforabasic
block. Since instruction scheduling is dependent on the target pro-
cessor model, we will ignore the time complexity of computing a
schedule and the execution time for each basic block in the follow-
ing time complexity analysis. The time complexity of our approach
is dominated by the following parts:
1. Constructing the weighted CFG. Since the compiler has already
generated the CFG, this part takes at most O(e) as we ignorex(6,4) y(5,2) z(2.5,4)
a(3,1) b(2,4)
c(1,2)
d(8,4)
e(6,8)
f(2,4)
Figure 4: Coloring results.
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Figure 5: !-oriented graph.
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Figure 6: !-oriented graph-based SPM allocation result.
the time complexity for computing schedules for basic blocks,
where e is the number of edges in the CFG.
2. Constructing the interference graph. We can reuse the interfer-
ence graph constructed by the compiler. Therefore, the time
consumed by this part is not included in our approach.
3. Computing all the weighted DAGs. All the weighted DAGs are
constructed from the weighted CFG. So this part takes O(e).
4. Selecting a most beneﬁcial variable. This part takes O(e  n)
time, where n is the number of variables.
5. Allocating a variable to the SPM. This part takes O(e
0) time,
where e
0 is the number of edges in the !-oriented graph. Since
there are at most n SPM residents, e
0 is at most O(n
2). As a
result, this part takes at most O(n
2) time.
Since at most n variables can be selected and allocated to
the SPM, the total time for selecting and allocating variables is
O(en
2)ifweignorethetimecomplexityforcomputingschedules
for basic blocks. As a result, the time complexity of our approach is
O(e  n
2). Even if we consider the time complexity for computing
the schedules of basic blocks, it is easy to see that our approach is
still polynomial assuming that the compiler uses a polynomial time
algorithm to compute a schedule for each basic block.
5. Evaluation
In this section, we present and analyze the experimental results of
our WCET-aware variable selection and allocation approach.
5.1 Experiment Setup
We have implemented our approach in order to evaluate its perfor-
mance. The target architecture is an out-of-order, pipelined proces-
sor, with an instruction cache and perfect branch prediction. The
hit and miss latencies for the instruction cache are 1 and 10 cycles,
respectively. The target processor uses SPM to replace data cache.
ThelatenciesofSPMandoff-chipmemoryaccessesare1cycleand
10 cycles, respectively. We have used the 10-cycle off-chip mem-
ory latency to facilitate comparing with the two prior approaches
[2, 22], where the latency used is 10 cycles [22] and 12 cycles [2].
We have selected eight benchmarks from two benchmark suites:
Powerstone [21] and M¨ alardalen WCET Benchmarks [8]. Some
statistics for the benchmarks are given in Table 1. As shown, both
scalars and arrays are considered in SPM allocation. For all the
benchmarks, we apply the live range splitting techniques proposed
in [13] ﬁrst so that better SPM utilization can be achieved.
The benchmarks are compiled using gcc 2.7.2.3 targeted for
SimpleScalar. We have modiﬁed Chronos [16] 4.0 to analyze a
binary program, calculate the execution times of its basic blocks,
and construct its whole-program CFG. For comparison reasons,
we have also implemented the longest-path-based greedy approach
proposed in [22] and the ILP-based approach proposed in [2]. The
former approach is static and thus assumes essentially that all the
variables have the same live ranges. The latter approach is dynamic
with live-range splitting being considered in its ILP formulation.
A program may have some infeasible paths. By default, the path
feasibility analysis that comes with Chronos 4.0 is turned on so that
some infeasible paths are eliminated for all approaches evaluated.
Our experiments are performed under three different SPM con-
ﬁgurations with three different SPM sizes. The three SPM sizes we
have selected are 5%, 10% and 20% of the total data size of each
benchmark. For each SPM size, we evaluate the performance of
our approach and two prior approaches. For our k longest paths ap-
proach, we have selected different values for k, ranging from 1 to
6. Our experimental results show that the performance of our ap-
proach improves signiﬁcantly when k increases from 1 to 3. How-
ever, the improvements become less pronounced when k increases
further. The reason is that in our selected benchmarks, the lengths
of the 4th to 6th longest paths are almost the same as that of the 3rd
longest path. They are redundant according to the beneﬁt vector
metric used. Therefore, in our benchmarks, the best performance
results are achieved when k = 3, making our approach rather efﬁ-
cient.
5.2 Results
The experimental results are plotted in Figure 7, where k is set to
3. The horizontal axis in each ﬁgure is the percentage of SPM size
over the total data size, and the vertical axis represents the percent-
age of WCET reduction in terms of execution cycles over the one
with no data allocated to SPM. There are three approaches evalu-
ated. For every SPM size, there are three bars, each representing the
percentage of WCET reduction of the corresponding approach. To
show the efﬁciency of our approach, we have also recorded the ex-
ecution times (in seconds) of the three approaches under 10% SPM
conﬁguration, which are included in Table 1.
5.3 Analysis
Examining our results, we make the following observations:
1. In general, as shown in Figure 7, our approach outperforms
the other two approaches across all the eight benchmarks un-Greedy ILP k Longest Paths
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Figure 7: Comparing three approaches in WCET reduction for benchmarks under three SPM conﬁgurations.Benchmark Lines No. of Data size Arrays Scalars Running Time (secs)
Description
of Code Basic Blocks (Bytes) (Bytes) (Bytes) Greedy ILP k Longest Paths
ludcmp 147 45 21680 21600 80 1.2 8.5 1.6 LU decomposition
qurt 166 91 148 56 92 3.7 20.8 5.3 Quadratic root computation
minver 201 82 2604 2432 172 3.1 18.4 4.2 Matrix inversion
engine 289 56 478 370 108 2.1 35.7 2.8 Engine control
pocsag 521 203 1216 1038 178 7.2 52.6 9.6 Communication protocol
jpeg 529 109 77561 77273 288 4.3 41.4 6.3 JPEG decode
statemate 1198 342 227 163 64 11.9 125.6 13.8 Car window lift control
nsichneu 4253 751 1588 56 1532 17.5 246.3 19.7 Simulation for an extended Petri Net
Table 1: Benchmark statistics and the results under the 10% SPM conﬁguration.
der all the three SPM conﬁgurations. In WCET reduction, our
approach enhances performance by up to 21% (for pocsag
under 20% SPM) over the ILP-based dynamic allocation ap-
proach, and up to 43% (for statemate under 20% SPM) over
the longest-path-based greedy approach. On average, under the
20% SPM conﬁguration, our approach outperforms the ILP-
based approach and greedy approach by 12% and 26%, respec-
tively.
2. The performance of our approach increases as the SPM size
increases. For all benchmarks, our k longest-paths-based ap-
proach achieves only small improvements over the other two
approaches under the 5% SPM conﬁguration. The reason is
that the SPM size is too small, and only the most beneﬁcial
data variables on the longest path can be allocated to the SPM.
When the SPM size increases to 10%, the improvements from
our approach become more noticeable. Under the 20% SPM
conﬁguration, our approach achieves the best improvements.
3. Under the 20% SPM conﬁguration, for statemate, jpeg,
pocsag, nsichneu, engine and qurt, our approach shows
signiﬁcant improvements over the other two approaches. These
benchmarks have multiple long execution paths with balanced
branches. The lengths of 3 longest paths are close, thereby fa-
voring our k longest-paths-based approach.
4. For ludcmp and minver, our approach works slightly better
than the ILP-based approach under every SPM conﬁguration.
The reason is that data variables in these two benchmarks are
dominated by a few very large arrays. Even if we increase the
SPM size to 20%, they still cannot ﬁt in the SPM. So we can
only select other variables as SPM residents.
5. Our approach is much faster than the ILP-based approach. Ta-
ble 1 compares the execution times of the three approaches for
all the benchmarks under the 10% SPM conﬁguration. As we
can see, our approach runs slightly more slowly than the greedy
approachbutalotmoreefﬁcientlythantheILP-basedapproach.
From the experimental results we can conclude that our ap-
proach is more effective for programs with more balanced long
paths, particularly when mapped to relatively larger SPMs. Even
if the available SPM size is relatively small or the program is dom-
inated by one single long path, our algorithm does not perform
worse than the other two approaches.
There are two reasons why our approach performs better than
the ILP-based approach proposed in [2]. The ﬁrst reason is that
our variable selection heuristic considers not only the longest path,
but also the other paths whose lengths are close to that of the
longest path. One of these other paths may become the longest
path as the analysis proceeds. In contrast, the ILP-based approach
only considers the longest path. The second reason is that our SPM
allocation heuristic relies on both graph coloring and acyclic graph
orientation, while the ILP-based approach uses a simple ﬁrst-ﬁt-
based SPM allocation technique.
6. Conclusion
We have studied the problem of selecting variables of a program as
SPM residents to minimize the WCET of the program. We have
proposed an efﬁcient, k-longest-paths-based dynamic approach.
Our approach consists of two novel heuristics, a heuristic for it-
eratively selecting a most beneﬁcial variable as an SPM resident
candidate and a heuristic for incrementally allocating the most ben-
eﬁcial variable to the SPM. The beneﬁt of each variable is its con-
tribution to the path length reduction of the k longest paths of the
program. Our SPM allocation heuristic is based on an efﬁcient
graph coloring technique coupled with acyclic graph orientation.
We have also evaluated our approach by comparing with an ILP-
based approach and a longest-path-based greedy approach using
the eight benchmarks selected from Powerstone and M¨ alardalen
WCET Benchmark suites under three different SPM conﬁgura-
tions. Our approach achieves up to 21% and 43% improvements
in WCET reduction over the ILP-based approach and the greedy
approach, respectively.
Our approach can be extended in three directions. Firstly,
WCET-aware live range splitting can be employed to further reduce
the WCET of a program. Different live range splitting techniques
have been proposed in the previous approaches to the register and
SPM allocation problems. These techniques aim at minimizing the
average execution time of a program. The challenge in WCET-
aware live range splitting is to ﬁnd an optimal set of live ranges
to split in order to minimize the WCET of a program. Secondly,
allocating heap data into the SPM is another challenging prob-
lem. Accesses to heap data are usually performed via pointers. The
value of a pointer dynamically changes, making it difﬁcult for the
compiler to manage heap accesses in the SPM. Finally, a typical
real-time embedded system consists of a set of tasks with timing
constraints. All the tasks executed on a processor need to share
the SPM of the processor. The challenging problem is to optimally
partition the SPM among a set of tasks to ﬁnd a feasible schedule
whenever such a feasible schedule exists.
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